CSC/ECE 506 Spring 2012/8a cj

From Expertiza_Wiki
Revision as of 14:09, 20 March 2012 by Cjkirkpa (talk | contribs)
Jump to navigation Jump to search

MSI, MESI, MESIF, and MOESI protocols on real architectures

MSI Protocol

Figure 1: MSI State Diagram

MESI Protocol

Figure 2: MESI State Diagram

Five State Protocols

MOESI

Figure 3: MOESI State Diagram

MESIF

Figure 4: Reduced Traffic with MESIF Protocol [1]

Protocol Performance

Figure 5: Type of Miss [2]

References

  1. The research of the inclusive cache used in multi-core processor
  2. [3]