CSC/ECE 506 Spring 2010/chapter 10

From Expertiza_Wiki
Revision as of 01:27, 13 April 2010 by Rnramana (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

Introduction

This material gives a brief explanation about the intuition behind using relaxed memory consistency models that we have studied in class. It also explains about the consistency models in real multiprocessor systems like Digital Alpha, Sparc V9 RMO, IBM Power PC, Intel Pentium, and processors from Sun Microsystems. A brief about the limitations of cache-coherent directory-based systems is also provided.