CSC/ECE 506 Fall 2007/wiki1 4 a1

Architectural Trends

Fig.1 MIPS R10000 Block Diagram (From Fig. 2 of [3])

Fig.2 The number of trnasistors on a chip of Intel

Feature size means the minimum size of transistors or a wire width which are used for connectiong

transistors and other circuit components. Feature sizes have dramatically decreased from 10 microns in

1971 to 0.18 microns in 2001. These advanced integrated circuit processes allowed the integration of one

billion transistors on a single chip and enabled more complicated and faster microprocessor architecure

which have evolved to the direction of increasing parallelism;

ILP and

TLP. With respect to microprocessor architecture,

as superscalar processor prevails, several additional exploitable architectures were also proposed during

past 10 years as other past decades did. Based on superscalar architecture, VLIW, superspeculative,

simultaneous multithreading, chip multiprocessor and so on were proposed and explored. These techniques

tried to overcome the control and data hazard as deep pipelining and multiple issue overwhelms as well as

to maximize the throughput of computing by TLP.

For example, MIPS R10000 is a superscalar processor executed by out of order manner, which has 6.8

million transistors on 16.64mm x 17.934 mm(298mm^2) dimension using 0.35um process. It fetches 4

instructions simultaneously and has totally 6 pipelines; 5 pipe lines for execution and 1 pipe line for

fetching and decoding. Each execution pipelines can be categorized into 3 kinds of execution - integer,

float and load/store.

---

VLIW

VLIW(Very Long Instruction Word) is one way to expedite ILP under multiple-issue processors. Multiple-

issue processors can be attainable by two basics - superscalar and VLIW. The big difference between

superscalar and VLIW is located on the scheduling method of instructions. Whlie superscalar processors

issue multiple numbers of instructions per clock, which are scheduled either statically or dynamically,

VLIWs issue statically sceduled instructions by the compiler. Both superscalar and VLIW have multiple and

independent functional units.

VLIW processor's compiler analyzes the programmer's instructions and then groups multiple independent

instructions into a large packaged instruction. VLIW issues a fixed number of instructions, the format of

which can be either one large instruction or a fixed instruction packet with the parallelism.

To look into the inside of VLIW operation, assume the below example code for MIPS[1].

for (i=1000; i>0; i=i-1) x[i] = x[i] + s;

The standard MIPS code looks like this: Loop: L.D F0, 0(R1) ADD.D F4,F0,F2 S.D F4,0(R1) DADDUI R1,R1,#-8 BNE R1,R2,Loop

If loop-unrolling and scheduling the code are applied, then

1. 1 Loop: L.D F0,0(R1)
2. 2 ADD.D F4,F0,F2
3. 3 S.D F4,0(R1)
4. 4 L.D F6,-8(R1)
5. 5 ADD.D F8,F6,F2
6. 6 S.D F8,-8(R1)
7. 7 L.D F10,-16(R1)
8. 8 ADD.D F12,F10,F2
9. 9 S.D F12,-16(R1)
10. 10 L.D F14,-24(R1)
11. 11 ADD.D F16,F14,F2
12. 12 S.D F16,-24(R1)
13. 13 DADDUI R1,R1,#-32
14. 14 BNE R1,R2,Loop

It takes 14 cycles for loop body.

If VLIW instructions are used, then

  Memory Ref.1		Memory Ref.2		FP opr.1		FP opr.2	INT opr/branch

1. 1 L.D F0,0(R1) L.D F6,-8(R1)
2. 2 L.D F10,-16(R1) L.D F14,-24(R1)
3. 3 L.D F18,-32(R1) L.D F22,-40(R1) ADD.D F4,F0,F2 ADD.D F8,F6,F2
4. 4 L.D F26,-48(R1) ADD.D F12,F10,F2 ADD.D

F16,F14,F2

1. 5 ADD.D F20,F18,F2 ADD.D F24,F22,F2
2. 6 S.D F4,0(R1) S.D F8,-8(R1) ADD.D F28,F26,F2
3. 7 S.D F12,-16(R1) S.D F16,-24(R1) DADDUI R1,R1,#-56
4. 8 S.D F20,24(R1) S.D F24,16(R1)
5. 9 S.D F28,8(R1) BNE R1,R2,Loop

For example, MIPS R10000 has 2 integer functional units and 3 kinds of operands. Hence, the compiler can

generate one instruction which contains 3 integer operations with the corresponding operands to each

operation. Other example of VLIW is i860 of Trimedia.

---

Multi-threading

Fig.3 Four different approaches of using issue slots in superscalar processor (Redrawn from Fig 6.44 of [1])

Multi-threading enables exploiting thread-level parallelism(TLP) within a single processor. It allows

multiple threads to share the functional units of a single processor by an overlapping manner. For this

sharing, the processor has to maintain the duplicated state information of each thread-register file, PC,

page table and so on. In addition, the processor can switch the different thread enough quickly.

For attaining multi-threading, there are two basic approaches; fine-garained multi-threading and coarse-

grained multi-threading. The former switches each instruction between multiple interleaved threads. For

this interleaving, the processor can switch threads on every clock cycle. The advantage of this

architecture can prohibit stalling, because other instruction from other threads can be performed when

one thread stalls. The disadvantage makes slow down the individual thread's execution, because even

though the instruction is ready to be executed, it can be interleaved by another thread's instruction.

The latter switches threads when it meets the stall only with high cost. This policy reduces unnecessary

switching of thread, so that the individual thread does not need to slow down its execution contrary to

the fine-grained case. However, it has a cost when switching occurs to fill the pipeline. This kind of

processor issues instructions from a single thread, although it switches the running thread. If the stall

occurs, the pipeline is empty. Then, in order to execute a new thread instead of stalled thread, the

pipeline has to be filled, which results in the cost.

The Simultaneous multithreading (SMT) is a kind of multithreading which uses the resources of a multiple

-issue, dynamically scheduled processor to exploit TLP. At the same time it exploits ILP using the issue

slots in a single clock cycle. Fig. 3 shows the comparison between three kinds of multi-threading in

addition to a superscalar processor.

---

Multi-core

Fig.4 Intel® Pentium® processor Extreme Edition processor die [7]

Multi-core CPUs have multiple numbers of CPU cores on a single die. They are connected to each other

through a shared L2 or L3 cache, or a glue logic like switch and bus on a die. Every CPU core on a die

shares interconnect components with which to interface to other processors and the rest of the system.

These components include a FSB (Front Side Bus), a memory controller, a cache coherent link to other

processors, and a non-coherent link to the southbridge and I/O devices. The advantages of multi-core chips are power-efficiency and simplicity around the processors. Since multiple processors are packed into a single die, the glue logics which are required to connect to each processor are also packed into a die. It saves power and simplifies auxilary circuits than coupled processors, which need PCB circuits.

Intel Pentium Extreme, Coreduo and Coreduo2 are good example of multi-core processors. Intel Xeon X7300 series has quad-core in a single die with 65nm processing.

---

Speculative Execution

While trying to get more ILP, managing control dependencies becomes more important but more burden. To

reduce the cost of stall because of branch, branch prediction techinque is applied for the instruction fetching stage. However, for the processor which executes multiple instructions per clock, More things than accurate prediction are required. To speculate is to act on these predictions; fetch and execute instructions from the predicted path.[]

Under speculative execution, fetch, issue, and execute instructions are performed as if branch

predictions were always correct. When misprediction occurs, the recovery mechanism handles this

situation.

If the processor meets a branch, it predicts the branch target and follows that path as well as checkpoint. While checkpointing, the processor duplicates the copy information such as register files and control information and another possible branch target and so on. If the prediction is correct, the processor reclaim the stored information for use by new predicated branches. But if the prediction is incorrect, it resotres the execution information from corresponding checkpoint. There are examples like PowerPC 603/604/G3/G4, MIPS R10000/R12000, Intel Pentium II/III/4, Alpha 21264, AMD K5/K6/Athlon. 

---

Updated Figure 1.8 & 1.9

Figure 1.8 Number of processors in fully configured commercial bus-based shared memory multiprocessors

Figure 1.8 of our book has been updated to incorporate trends from 2000 to the present. SGI Origin 3000 series were reintroduced as Origin 3400 and Origin 3900 in year 2000 and 2003, respectively. Sun introduced even more powerful enterprise servers than E10000, which are E15000 in year 2002, E20000 and E25000 in year 2006. HP's high-end supercomputer 9000 Superdome with 16, 32, and 64 processors are released this year(2007).

Figure 1.9 Bandwidth of the shared memory bus in commercial multiprocessors(Y-axis is log-scaled)

Figure 1.9 shows the bandwidth of shared memory bus of those servers introduced in figure 1.8, which are SGI Origin 3000 series, SUN Enterprise 15K, 20K, and 25K as well as IBM p5 590 and HP9000 Superdome. In the case of Sun E25K, the bandwidth available is 43.2 GBps and the aggregated bandwith exceeds 100GBps. Origin 3900 has 12.8 GBps bandwidth and the aggregate bandwidth of 172.8 GBps.

---

References

[1] John L. Hennessy, David A. Patterson, "Computer Architecture: A Quantitative Approach" 3rd Ed., Morgan Kaufmann, CA, USA

[2] CE Kozyrakis, DA Patterson, "A new direction for computer architecture research", Computer Volume 31 Issue 11, IEEE, Nov 1998, pp24-32

[3] K.C. Yeager, "The MIPS R10000 Superscalar Microprocessor", IEEE Micro Volume 16 Issue 2, Apr. 1996, pp28-41

[4] Geoff Koch, "Discovering Multi-Core: Extending the Benefits of Moore’s Law", Technology@Intel Magazine, Jul 2005, pp1-6

[5] Richard Low, "Microprocessor trends:multicore, memory, and power developments", Embedded Computing Design, Sep 2005

[6] Artur Klauser, "Trends in High-Performance Microprocessor Design", Telematik 1, 2001

[7] http://www.intel.com & http://www.intel.com/pressroom/kits/pentiumee

[8] http://www.alimartech.com/9000_servers.htm

[9] http://www.sun.com/servers/index.jsp?gr0=cpu&fl0=cpu4&gr1=

[10] http://www.sgi.com/pdfs/3867.pdf

[11] http://www-03.ibm.com/systems/p/hardware/highend/590/index.html