CSC/ECE 506 Fall 2007/wiki1 10 mt: Difference between revisions
Jump to navigation
Jump to search
| Line 3: | Line 3: | ||
== Dataflow & Systolic Architectures == | == Dataflow & Systolic Architectures == | ||
Dataflow and systolic are two of the many possible parallel computer architectures. Unlike shared address, message passing and data parallel processing, the dataflow and systolic architectures were not as commonly used for parallel programming systems although they recieved a considerable amount of analysis from both private industry and academia. | Dataflow and systolic are two of the many possible parallel computer architectures. Unlike [http://en.wikipedia.org/wiki/Shared_memory shared address], [http://en.wikipedia.org/wiki/Message_passing message passing] and [http://en.wikipedia.org/wiki/Data_parallelism data parallel processing], the dataflow and systolic architectures were not as commonly used for parallel programming systems although they recieved a considerable amount of analysis from both private industry and academia. | ||
== New Developments in Dataflow and Systolic Architectures == | == New Developments in Dataflow and Systolic Architectures == | ||
Revision as of 12:14, 3 September 2007
Dataflow & Systolic Architectures
Dataflow and systolic are two of the many possible parallel computer architectures. Unlike shared address, message passing and data parallel processing, the dataflow and systolic architectures were not as commonly used for parallel programming systems although they recieved a considerable amount of analysis from both private industry and academia.