CSC/ECE 506 Fall 2007/wiki3 1 satkar: Difference between revisions
No edit summary |
No edit summary |
||
| Line 1: | Line 1: | ||
'''''Introduction''''' | |||
== '''''Introduction''''' == | |||
The cache organization plays a key role in the modern computers, especially in the multiprocessors. The cache misses are broadly categorized into “Three-Cs”, namely Compulsory misses, Capacity misses and the Conflict misses. There is yet another category of misses introduced by the cache coherent multiprocessors, called the coherence misses. These occur when blocks of data are shared among multiple caches, and are of two types; | The cache organization plays a key role in the modern computers, especially in the multiprocessors. The cache misses are broadly categorized into “Three-Cs”, namely Compulsory misses, Capacity misses and the Conflict misses. There is yet another category of misses introduced by the cache coherent multiprocessors, called the coherence misses. These occur when blocks of data are shared among multiple caches, and are of two types; | ||
Revision as of 20:14, 17 October 2007
Introduction
The cache organization plays a key role in the modern computers, especially in the multiprocessors. The cache misses are broadly categorized into “Three-Cs”, namely Compulsory misses, Capacity misses and the Conflict misses. There is yet another category of misses introduced by the cache coherent multiprocessors, called the coherence misses. These occur when blocks of data are shared among multiple caches, and are of two types;
• True sharing: When a data word produced by a processor is used by another processor, then it is said to be True Sharing.
• False Sharing: When independent data words for different processors are placed in the same block, then it is called false sharing.
Increasing the size of the line in the cache helps in reducing the hit time, as more blocks can be accommodated in the same line. However, long cache lines may cause false sharing, when different processors access different words in the same cache line. In essence, they share the same line, without truly sharing the accessed data.