CSC/ECE 506 Spring 2011/ch6a ep: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
No edit summary |
||
Line 269: | Line 269: | ||
===Topic 3=== | ===Topic 3=== | ||
= References = | = References = | ||
[1]: http://www.techarp.com/showarticle.aspx?artno=337 | [1]: http://www.techarp.com/showarticle.aspx?artno=337 <br /> | ||
[2]: http://en.wikipedia.org/wiki/SPARC | [2]: http://en.wikipedia.org/wiki/SPARC <br /> | ||
[3]: http://en.wikipedia.org/wiki/POWER7 | [3]: http://en.wikipedia.org/wiki/POWER7 <br /> | ||
[4]: http://en.wikipedia.org/wiki/POWER5 | [4]: http://en.wikipedia.org/wiki/POWER5 <br /> |
Revision as of 22:15, 28 February 2011
CSC/ECE 506 Spring 2011/ch6a ep
Topic 1
Table 1: Recent Architectures and their Cache Characteristics [1][2][3][4] | |||||
---|---|---|---|---|---|
Company | Processor | Cores | L1 Cache | L2 Cache | L3 Cache |
AMD | Athlon 64 X2 | 2 | 128 KB x 2 | 512 KB x 2 1MB x 2 | |
AMD | Athlon 64 FX | 2 | 128 KB x 2 | 1MB x 2 | |
AMD | Athlon X2 | 2 | 128 KB x 2 | 512 KB x 2 | |
AMD | Phenom X3 | 3 | 128 KB x 3 | 512 KB x 3 | 2 MB |
AMD | Phenom X4 | 4 | 128 KB x 4 | 512 KB x 4 | 2 MB |
AMD | Athlon II X2 | 2 | 128 KB x 2 | 512 KB x 2 1MB x 2 | |
AMD | Athlon II x3 | 3 | 128 KB x 3 | 512 KB x 3 | |
AMD | Athlon II X4 | 4 | 128 KB x 4 | 512 KB x 4 | |
AMD | Phenom II X2 | 2 | 128 KB x 2 | 512 KB x 2 | 6 MB |
AMD | Phenom II X3 | 3 | 128 KB x 3 | 512 KB x 3 | 6 MB |
AMD | Phenom II X4 | 4 | 128 KB x 4 | 512 KB x 4 | 4-6 MB |
AMD | Phenom X6 | 6 | 128 KB x 4 | 512 KB x 4 | 6 MB |
Intel | Pentium D | 2 | 12+16KB x 2 | 2 MB | |
Intel | Celeron E | 2 | 32 KB x2 | 512 -1 MB | |
Intel | Pentium D | 2 | 32 KB x2 | 1 MB | |
Intel | Core 2 Duo | 2 | 32 KB x2 | 2 - 4 MB | |
Intel | Core 2 Quad | 4 | 32 KB x2 | 8 MB | |
Intel | Atom 330 | 2 | 32+24KB x 2 | 512 MB x 2 | |
Intel | Pentium E | 2 | 32 KB x 2 | 2 MB | |
Intel | Core 2 Duo E | 2 | 32 KB x 2 | 3-6 MB | |
Intel | Core 2 Quad | 4 | 32 KB x 4 | 2-6 MB x 2 | |
Intel | Core i3 | 2 | 32+32 KB x 2 | 256 KB x2 | 4 MB |
Intel | Core i5 - 6 Series | 2 | 32+32 KB x 2 | 256 KB x2 | 4 MB |
Intel | Core i5 - 7 Series | 4 | 32+32 KB x 4 | 256 KB x 4 | 8 MB |
Intel | Core i5 - 2400 Series Core i5 - 2500 Series | 4 | 32+32 KB x 4 | 256 KB x 4 | 6 MB |
Intel | Core i7 - 8 Series | 4 | 32+32 KB x 4 | 256 KB x 4 | 8 MB |
Intel | Core i7 - 9 Series | 4 | 32+32 KB x 4 | 256 KB x 4 | 8 MB |
Intel | Core i7 - 970 | 6 | 32+32 KB x 6 | 256 KB x 6 | 12 MB |
Sun | UltraSPARC T1 | 8 | 8 K x 8 Inst. 16 K x 8 Data | 3 MB | |
Sun | SPARC64 VI | 2 | 128 K x 2 Inst. 128 K x 2 Data | 5 MB | |
Sun | UltraSPARC T2 | 8 | 8 K x 4 Inst. 16 K x 4 Data | 4 MB | |
Sun | SPARC64 VII | 4 | 64 K x 4 Inst. 64 K x 4 Data | 6 MB | |
Sun | SPARC T3 | 8 | 8 K x 8 Inst. 16 K x 8 Data | 6 MB | |
Sun | SPARC64 VII+ | 2 | 128 K x 2 Inst. 128 K x 2 Data | 12 MB | |
IBM | Power5 | 2 | 64 K x 2 Inst. 64 K x 2 Data | 4 MB x 2 | 32 MB |
IBM | Power7 | 4, 6, or 8 | 32+32 KB x C | 256 kB x C | 4 - 32 MB x C |
Topic 2
Topic 3
References
[1]: http://www.techarp.com/showarticle.aspx?artno=337
[2]: http://en.wikipedia.org/wiki/SPARC
[3]: http://en.wikipedia.org/wiki/POWER7
[4]: http://en.wikipedia.org/wiki/POWER5