CSC/ECE 506 Fall 2007/wiki2 05 sa

From Expertiza_Wiki
Revision as of 16:00, 24 September 2007 by Ajamest (talk | contribs)
Jump to navigation Jump to search

Cache sizes in multicore architectures

Topic - Create a table of caches used in current multicore architectures, including such parameters as number of levels, line size, size and associativity of each level, latency of each level, whether each level is shared, and coherence protocol used. Compare this with two or three recent single-core designs.