CSC/ECE 506 Fall 2007/wiki 2 5 2281

From Expertiza_Wiki
Revision as of 21:37, 23 September 2007 by Svaradh2 (talk | contribs)
Jump to navigation Jump to search

Objective

Cache sizes in multicore architectures Create a table of caches used in current multicore architectures, including such parameters as number of levels, line size, size and associativity of each level, latency of each level, whether each level is shared, and coherence protocol used. Compare this with two or three recent single-core designs.